Digital Mixed Signal Modeling Engineer

Tech Stack

Responsibilities

• Design and develop SystemVerilog real-number models for complex analog IPs.
• Validate models to ensure accuracy and functionality.
• Interface models with digital control blocks.
• Utilize models to close the loop in digital mixed-signal simulations.
• Identify bugs in both digital and analog portions of the design before silicon production.

Soft Skills

Requirements